TIS-100-FPGA/source/tis100.luc

11 lines
118 B
Plaintext
Raw Permalink Normal View History

2020-02-04 16:35:48 +01:00
module tis100 (
input clk, // clock
input rst, // reset
output out
) {
always {
out = 0;
}
}