This website requires JavaScript.
Explore
Help
Register
Sign In
MrBesen
/
TIS-100-FPGA
Watch
1
Star
0
Fork
You've already forked TIS-100-FPGA
0
Code
Issues
Pull Requests
Releases
Wiki
Activity
master
TIS-100-FPGA
/
source
/
tis100.luc
11 lines
118 B
Plaintext
Raw
Permalink
Blame
History
module tis100 (
input clk, // clock
input rst, // reset
output out
) {
always {
out = 0;
}
}
Reference in New Issue
View Git Blame
Copy Permalink